最新免费av在线观看,亚洲综合一区成人在线,中文字幕精品无码一区二区三区,中文人妻av高清一区二区,中文字幕乱偷无码av先锋

MAX186DC/D Datasheet

  • MAX186DC/D

  • 低功耗、8通道、串行12位ADC

  • 0頁(yè)

  • MAXIM   MAXIM

掃碼查看芯片數(shù)據(jù)手冊(cè)

上傳產(chǎn)品規(guī)格書

PDF預(yù)覽

Low-Power, 8-Channel,
Serial 12-Bit ADCs
MAX186/MAX188
CS
鈥?鈥?鈥?/div>
t
CONV
t
CSH
SSTRB
鈥?鈥?鈥?/div>
t
SSTRB
SCLK
鈥?鈥?鈥?/div>
t
SCK
t
CSS
PD0 CLOCK IN
NOTE: FOR BEST NOISE PERFORMANCE, KEEP SCLK LOW DURING CONVERSION.
Figure 10. Internal Clock Mode SSTRB Detailed Timing
Data Framing
The falling edge of
CS
does
not
start a conversion on the
MAX186/MAX188. The first logic high clocked into DIN is
interpreted as a start bit and defines the first bit of the
control byte. A conversion starts on the falling edge of
SCLK, after the eighth bit of the control byte (the PD0 bit)
is clocked into DIN. The start bit is defined as:
The first high bit clocked into DIN with
CS
low any-
time the converter is idle, e.g. after V
CC
is applied.
OR
The first high bit clocked into DIN after bit 5 of a
conversion in progress is clocked onto the DOUT pin.
If a falling edge on
CS
forces a start bit before bit 5
(B5) becomes available, then the current conversion
will be terminated and a new one started. Thus, the
fastest the MAX186/MAX188 can run is 15 clocks per
conversion. Figure 11a shows the serial-interface timing
necessary to perform a conversion every 15 SCLK
cycles in external clock mode. If
CS
is low and SCLK is
continuous, guarantee a start bit by first clocking in 16
zeros.
Most microcontrollers require that conversions occur in
multiples of 8 SCLK clocks; 16 clocks per conversion
will typically be the fastest that a microcontroller can
drive the MAX186/MAX188. Figure 11b shows the
serial-interface timing necessary to perform a conver-
sion every 16 SCLK cycles in external clock mode.
__________ Applications Information
Power-On Reset
When power is first applied and if
SHDN
is not pulled
low, internal power-on reset circuitry will activate the
MAX186/MAX188 in internal clock mode, ready to con-
vert with SSTRB = high. After the power supplies have
been stabilized, the internal reset time is 100碌s and no
conversions should be performed during this phase.
SSTRB is high on power-up and, if
CS
is low, the first
logical 1 on DIN will be interpreted as a start bit. Until a
conversion takes place, DOUT will shift out zeros.
Reference-Buffer Compensation
In addition to its shutdown function, the
SHDN
pin also
selects internal or external compensation. The compen-
sation affects both power-up time and maximum conver-
sion speed. Compensated or not, the minimum clock
rate is 100kHz due to droop on the sample-and-hold.
To select external compensation, float
SHDN.
See the
Typical Operating Circuit,
which uses a 4.7碌F capacitor at
VREF. A value of 4.7碌F or greater ensures stability and
allows operation of the converter at the full clock speed of
2MHz. External compensation increases power-up time (see
the
Choosing Power-Down Mode
section, and Table 5).
Internal compensation requires no external capacitor at
VREF, and is selected by pulling
SHDN
high. Internal com-
pensation allows for shortest power-up times, but is only
available using an external clock and reduces the maxi-
mum clock rate to 400kHz.
14
______________________________________________________________________________________

MAX186DC/D PDF文件相關(guān)型號(hào)

MAX186EVKIT,MAX187BC/D

MAX186DC/D 產(chǎn)品屬性

  • Maxim Integrated Products

  • 1

  • 8

  • SAR

  • 133 KSPs

  • 12 bit

  • Single Ended, Differential

  • 4-Wire (SPI, Microwire, QSPI, TMS320)

  • 4.096 V

  • 6 V

  • - 0.3 V

  • 640 mW

MAX186DC/D相關(guān)型號(hào)PDF文件下載

  • 型號(hào)
    版本
    描述
    廠商
    下載
  • 英文版
    250Msps, 8-Bit ADC with Track/Hold
    MAXIM
  • 英文版
    250Msps, 8-Bit ADC with Track/Hold
    MAXIM [Max...
  • 英文版
    500Msps, 8-Bit ADC with Track/Hold
    MAXIM
  • 英文版
    500Msps, 8-Bit ADC with Track/Hold
    MAXIM [Max...
  • 英文版
    500Msps, 8-Bit ADC with Track/Hold
    MAXIM [Max...
  • 英文版
    【5V, 1Gsps, 8-Bit ADC with On-Chip 2.2GHz Track/Hold Amplif...
    MAXIM
  • 英文版
    【5V, 1Gsps, 8-Bit ADC with On-Chip 2.2GHz Track/Hold Amplif...
    MAXIM [Max...
  • 英文版
    Dual, 6-Bit, 800Msps ADC with On-Chip, Wideband Input Amplif...
    MAXIM
  • 英文版
    Dual, 6-Bit, 800Msps ADC with On-Chip, Wideband Input Amplif...
    MAXIM [Max...
  • 英文版
    【5V, 600Msps, 8-Bit ADC with On-Chip 2.2GHz Bandwidth Track...
    MAXIM
  • 英文版
    【5V, 600Msps, 8-Bit ADC with On-Chip 2.2GHz Bandwidth Track...
    MAXIM [Max...
  • 英文版
    Dual, 6-Bit, 400Msps ADC with On-Chip, Wideband Input Amplif...
    MAXIM
  • 英文版
    Dual, 6-Bit, 400Msps ADC with On-Chip, Wideband Input Amplif...
    MAXIM [Max...
  • 英文版
    【5V, 1.5Gsps, 8-Bit ADC with On-Chip 2.2GHz Track/Hold Ampl...
    MAXIM
  • 英文版
    【5V, 1.5Gsps, 8-Bit ADC with On-Chip 2.2GHz Track/Hold Ampl...
    MAXIM [Max...
  • 英文版
    8-Bit, 2.2Gsps ADC with Track/Hold Amplifier and 1:4 Demulti...
    maxim
  • 英文版
    Low-Cost, 2-Channel, 【14-Bit Serial ADCs
    MAXIM
  • 英文版
    Low-Cost, 2-Channel, 【14-Bit Serial ADCs
    MAXIM [Max...
  • 英文版
    Low-Cost, 2-Channel, 【14-Bit Serial ADCs
    MAXIM
  • 英文版
    Low-Cost, 2-Channel, 【14-Bit Serial ADCs
    MAXIM [Max...

掃碼下載APP，
一鍵連接廣大的電子世界。

在線人工客服

買家服務(wù)：
賣家服務(wù)：
技術(shù)客服：

0571-85317607

網(wǎng)站技術(shù)支持

13606545031

客服在線時(shí)間周一至周五
9:00-17:30

關(guān)注官方微信號(hào)，
第一時(shí)間獲取資訊。

建議反饋

聯(lián)系人：

聯(lián)系方式：

按住滑塊，拖拽到最右邊
>>
感謝您向阿庫(kù)提出的寶貴意見，您的參與是維庫(kù)提升服務(wù)的動(dòng)力！意見一經(jīng)采納，將有感恩紅包奉上哦！