最新免费av在线观看,亚洲综合一区成人在线,中文字幕精品无码一区二区三区,中文人妻av高清一区二区,中文字幕乱偷无码av先锋

DSPIC33FJ64MC508 Datasheet

  • DSPIC33FJ64MC508

  • 342頁

  • MICROCHIP   MICROCHIP

掃碼查看芯片數(shù)據(jù)手冊

上傳產(chǎn)品規(guī)格書

PDF預(yù)覽

dsPIC33F/PIC24H PROGRAMMING SPECIFICATION
3.2
Confirming the Presence of the
Programming Executive
3.3
Entering Enhanced ICSP Mode
Before programming can begin, the programmer must
confirm that the programming executive is stored in
executive memory. The procedure for this task is
shown in Figure 3-2.
First, ICSP mode is entered. Then, the unique Applica-
tion ID Word stored in executive memory is read. If the
programming executive is resident, the Application ID
Word is 0xBB, which means programming can resume
as normal. However, if the Application ID Word is not
0xBB, the programming executive must be programmed
to executive code memory using the method described in
Section 6.0 鈥淧rogramming the Programming Exec-
utive to Memory鈥?
Section 5.0 鈥淒evice Programming 鈥?ICSP鈥?/span>
describes
the ICSP programming method.
Section 5.11 鈥淩eading
the Application ID Word鈥?/span>
describes the procedure for
reading the Application ID Word in ICSP mode.
As shown in Figure 3-3, entering Enhanced ICSP
Program/Verify mode requires three steps:
1.
2.
3.
The MCLR pin is briefly driven high then low.
A 32-bit key sequence is clocked into PGD.
MCLR is then driven high within a specified
period of time and held.
The programming voltage applied to MCLR is V
IH
,
which is essentially V
DD
in the case of dsPIC33F/
PIC24H devices. There is no minimum time require-
ment for holding at V
IH
. After V
IH
is removed, an inter-
val of at least P18 must elapse before presenting the
key sequence on PGD.
The key sequence is a specific 32-bit pattern,
鈥?100
1101 0100 0011 0100 1000 0101 0000鈥?/div>
(more easily remembered as 0x4D434850 in hexa-
decimal format). The device will enter Program/Verify
mode only if the key sequence is valid. The Most
Significant bit (MSb) of the most significant nibble must
be shifted in first.
Once the key sequence is complete, V
IH
must be
applied to MCLR and held at that level for as long as
Program/Verify mode is to be maintained. An interval
time of at least P19 and P7 must elapse before present-
ing data on PGD. Signals appearing on PGD before P7
has elapsed will not be interpreted as valid.
On successful entry, the program memory can be
accessed and programmed in serial fashion. While in
the Program/Verify mode, all unused I/Os are placed in
the high-impedance state.
FIGURE 3-2:
CONFIRMING PRESENCE
OF PROGRAMMING
EXECUTIVE
Start
Enter ICSP鈩?Mode
Read the
Application ID
from Address
0x807F0
Is
Application ID
0xBB?
Yes
Prog. Executive is
Resident in Memory
No
Prog. Executive must
be Programmed
Finish
DS70152D-page 34
Preliminary
漏
2007 Microchip Technology Inc.

DSPIC33FJ64MC508相關(guān)型號(hào)PDF文件下載

掃碼下載APP，
一鍵連接廣大的電子世界。

在線人工客服

買家服務(wù)：
賣家服務(wù)：
技術(shù)客服：

0571-85317607

網(wǎng)站技術(shù)支持

13606545031

客服在線時(shí)間周一至周五
9:00-17:30

關(guān)注官方微信號(hào)，
第一時(shí)間獲取資訊。

建議反饋

聯(lián)系人：

聯(lián)系方式：

按住滑塊，拖拽到最右邊
>>
感謝您向阿庫提出的寶貴意見，您的參與是維庫提升服務(wù)的動(dòng)力！意見一經(jīng)采納，將有感恩紅包奉上哦！