最新免费av在线观看,亚洲综合一区成人在线,中文字幕精品无码一区二区三区,中文人妻av高清一区二区,中文字幕乱偷无码av先锋

DSPIC33FJ64MC508 Datasheet

  • DSPIC33FJ64MC508

  • 342頁

  • MICROCHIP   MICROCHIP

掃碼查看芯片數(shù)據(jù)手冊

上傳產(chǎn)品規(guī)格書

PDF預(yù)覽

dsPIC33F/PIC24H PROGRAMMING SPECIFICATION
5.3
Entering ICSP Mode
The key sequence is a specific 32-bit pattern,
鈥?100
1101 0100 0011 0100 1000 0101 0001鈥?/div>
(more easily remembered as 0x4D434851 in hexa-
decimal). The device will enter Program/Verify mode only
if the sequence is valid. The Most Significant bit (MSb) of
the most significant nibble must be shifted in first.
Once the key sequence is complete, V
IH
must be
applied to MCLR and held at that level for as long as
Program/Verify mode is to be maintained. An interval of
at least time P19 and P7 must elapse before presenting
data on PGD. Signals appearing on PGD before P7
has elapsed will not be interpreted as valid.
On successful entry, the program memory can be
accessed and programmed in serial fashion. While
in ICSP mode, all unused I/Os are placed in the
high-impedance state.
As shown in Figure 5-4, entering ICSP Program/Verify
mode requires three steps:
1.
2.
3.
MCLR is briefly driven high then low.
A 32-bit key sequence is clocked into PGD.
MCLR is then driven high within a specified
period of time and held.
The programming voltage applied to MCLR is V
IH
,
which is essentially V
DD
in the case of dsPIC33F/
PIC24H devices. There is no minimum time require-
ment for holding at V
IH
. After V
IH
is removed, an inter-
val of at least P18 must elapse before presenting the
key sequence on PGD.
FIGURE 5-4:
ENTERING ICSP鈩?MODE
P6
P14
P19
V
IH
V
IH
P7
MCLR
V
DD
PGD
0
b31
Program/Verify Entry Code = 0x4D434851
1
b30
0
b29
0
b28
1
b27
...
0
b3
0
b2
0
b1
1
b0
PGC
P18
P1A
P1B
5.4
5.4.1
Flash Memory Programming in
ICSP Mode
PROGRAMMING OPERATIONS
TABLE 5-2:
NVMCON
Value
0x404F
NVMCON ERASE
OPERATIONS
Erase Operation
Flash memory write and erase operations are controlled
by the NVMCON register. Programming is performed by
setting NVMCON to select the type of erase operation
(Table 5-2) or write operation (Table 5-3) and initiating
the programming by setting the WR control bit
(NVMCON<15>).
In ICSP mode, all programming operations are self-
timed. There is an internal delay between the user set-
ting the WR control bit and the automatic clearing of the
WR control bit when the programming operation is
complete. Please refer to
Section TABLE 8-1: 鈥淎C/
DC Characteristics and Timing Requirements鈥?/span>
for
information about the delays associated with various
programming operations.
Erase all code memory, executive memory
and Configuration registers (does not
erase Unit ID or Device ID registers).
Erase General Segment and FGS
Configuration register.
Erase Secure Segment and FSS
Configuration register. This operation will
also erase the General Segment and FGS
Configuration register.
Erase a page of code memory or
executive memory.
Erase a Configuration register byte.
0x404D
0x404C
0x4042
0x4040
漏
2007 Microchip Technology Inc.
Preliminary
DS70152D-page 57

DSPIC33FJ64MC508相關(guān)型號PDF文件下載

掃碼下載APP，
一鍵連接廣大的電子世界。

在線人工客服

買家服務(wù)：
賣家服務(wù)：
技術(shù)客服：

0571-85317607

網(wǎng)站技術(shù)支持

13606545031

客服在線時間周一至周五
9:00-17:30

關(guān)注官方微信號，
第一時間獲取資訊。

建議反饋

聯(lián)系人：

聯(lián)系方式：

按住滑塊，拖拽到最右邊
>>
感謝您向阿庫提出的寶貴意見，您的參與是維庫提升服務(wù)的動力！意見一經(jīng)采納，將有感恩紅包奉上哦！