.
words. Refer to 鈥淲ord/Byte Configuration鈥?for more
information.
tate faster programming. Once the device enters the
required to program a word or byte, instead of four. The
sequences.
tors, or the entire device. Tables 2 and 3 indicate the
address space that each sector occupies. A 鈥渟ector
uniquely select a sector. The 鈥淐ommand Definitions鈥?/div>
section has details on erasing a sector or the entire
chip, or suspending/resuming the erase operation.
After the system writes the autoselect command
sequence, the device enters the autoselect mode. The
system can then read autoselect codes from the
internal register (which is separate from the memory
array) on DQ7鈥揇Q0. Standard read cycle timings apply
in this mode. Refer to the 鈥淎utoselect Mode鈥?and
鈥淎utoselect Command Sequence鈥?sections for more
information.
I
CC2
in the DC Characteristics table represents the ac-
tive current specification for the write mode. The 鈥淎C
Characteristics鈥?section contains timing specification
tables and timing diagrams for write operations.
Program and Erase Operation Status
During an erase or program operation, the system may
check the status of the operation by reading the status
bits on DQ7鈥揇Q0. Standard read cycle timings and I
CC
read specifications apply. Refer to 鈥淲rite Operation
Status鈥?for more information, and to 鈥淎C Characteris-
tics鈥?for timing diagrams.
Standby Mode
When the system is not reading or writing to the device,
it can place the device in the standby mode. In this
mode, current consumption is greatly reduced, and the
outputs are placed in the high impedance state, inde-
pendent of the OE# input.
The device enters the CMOS standby mode when the
CE# and RESET# pins are both held at V
CC
鹵
0.3 V.
(Note that this is a more restricted voltage range than
V
IH
.) If CE# and RESET# are held at V
IH
, but not within
V
CC
鹵
0.3 V, the device will be in the standby mode, but
the standby current will be greater. The device requires
standard access time (t
CE
) for read access when the
device is in either of these standby modes, before it is
ready to read data.
If the device is deselected during erasure or program-
ming, the device draws active current until the
operation is completed.
In the DC Characteristics table, I
CC3
and I
CC4
repre-
sents the standby current specification.
Automatic Sleep Mode
The automatic sleep mode minimizes Flash device
energy consumption. The device automatically enables
this mode when addresses remain stable for t
ACC
+ 30
ns. The automatic sleep mode is independent of the
CE#, WE#, and OE# control signals. Standard address
access timings provide new data when addresses are
changed. While in sleep mode, output data is latched
and always available to the system. I
CC4
in the DC
Characteristics table represents the automatic sleep
mode current specification.
10
Am29LV160D