最新免费av在线观看,亚洲综合一区成人在线,中文字幕精品无码一区二区三区,中文人妻av高清一区二区,中文字幕乱偷无码av先锋

AM29LV160DB-120FC Datasheet

  • AM29LV160DB-120FC

  • Advanced Micro Devices [16 Megabit (2 M x 8-Bit/1 M x 16-Bi...

  • 1666.24KB

  • AMD

掃碼查看芯片數(shù)據(jù)手冊

上傳產(chǎn)品規(guī)格書

PDF預(yù)覽

RY/BY#: Ready/Busy#
The RY/BY# is a dedicated, open-drain output pin that
indicates whether an Embedded Algorithm is in
progress or complete. The RY/BY# status is valid after
the rising edge of the final WE# pulse in the command
sequence. Since RY/BY# is an open-drain output,
several RY/BY# pins can be tied together in parallel
with a pull-up resistor to V
CC
. (The RY/BY# pin is not
available on the 44-pin SO package.)
If the output is low (Busy), the device is actively erasing
or programming. (This includes programming in the
Erase Suspend mode.) If the output is high (Ready),
the device is ready to read array data (including during
the Erase Suspend mode), or is in the standby mode.
Table 10 shows the outputs for RY/BY#. Figures 13, 14,
17 and 18 shows RY/BY# for read, reset, program, and
erase operations, respectively.
Table 10 shows the outputs for Toggle Bit I on DQ6.
Figure 6 shows the toggle bit algorithm in flowchart
form, and the section 鈥淩eading Toggle Bits DQ6/DQ2鈥?/div>
explains the algorithm. Figure 20 in the 鈥淎C Character-
istics鈥?section shows the toggle bit timing diagrams.
Figure 21 shows the differences between DQ2 and
DQ6 in graphical form. See also the subsection on
鈥淒Q2: Toggle Bit II鈥?
DQ2: Toggle Bit II
The 鈥淭oggle Bit II鈥?on DQ2, when used with DQ6, indi-
cates whether a particular sector is actively erasing
(that is, the Embedded Erase algorithm is in progress),
or whether that sector is erase-suspended. Toggle Bit
II is valid after the rising edge of the final WE# pulse in
the command sequence.
DQ2 toggles when the system reads at addresses
within those sectors that have been selected for era-
sure. (The system may use either OE# or CE# to
control the read cycles.) But DQ2 cannot distinguish
whether the sector is actively erasing or is erase-sus-
pended. DQ6, by comparison, indicates whether the
device is actively erasing, or is in Erase Suspend, but
cannot distinguish which sectors are selected for era-
sure. Thus, both status bits are required for sector and
mode information. Refer to Table 10 to compare
outputs for DQ2 and DQ6.
Figure 6 shows the toggle bit algorithm in flowchart
form, and the section 鈥淩eading Toggle Bits DQ6/DQ2鈥?/div>
explains the algorithm. See also the DQ6: Toggle Bit I
subsection. Figure 20 shows the toggle bit timing dia-
gram. Figure 21 shows the differences between DQ2
and DQ6 in graphical form.
DQ6: Toggle Bit I
Toggle Bit I on DQ6 indicates whether an Embedded
Program or Erase algorithm is in progress or complete,
or whether the device has entered the Erase Suspend
mode. Toggle Bit I may be read at any address, and is
valid after the rising edge of the final WE# pulse in the
command sequence (prior to the program or erase
operation), and during the sector erase time-out.
During an Embedded Program or Erase algorithm
operation, successive read cycles to any address
cause DQ6 to toggle. (The system may use either OE#
or CE# to control the read cycles.) When the operation
is complete, DQ6 stops toggling.
After an erase command sequence is written, if all
sectors selected for erasing are protected, DQ6 toggles
for approximately 100 碌s, then returns to reading array
data. If not all selected sectors are protected, the
Embedded Erase algorithm erases the unprotected
sectors, and ignores the selected sectors that are pro-
tected.
The system can use DQ6 and DQ2 together to deter-
mine whether a sector is actively erasing or is erase-
suspended. When the device is actively erasing (that is,
the Embedded Erase algorithm is in progress), DQ6
toggles. When the device enters the Erase Suspend
mode, DQ6 stops toggling. However, the system must
also use DQ2 to determine which sectors are erasing
or erase-suspended. Alternatively, the system can use
DQ7 (see the subsection on 鈥淒Q7: Data# Polling鈥?.
If a program address falls within a protected sector,
DQ6 toggles for approximately 1 碌s after the program
command sequence is written, then returns to reading
array data.
DQ6 also toggles during the erase-suspend-program
mode, and stops toggling once the Embedded
Program algorithm is complete.
26
Reading Toggle Bits DQ6/DQ2
Refer to Figure 6 for the following discussion. When-
ever the system initially begins reading toggle bit sta-
tus, it must read DQ7鈥揇Q0 at least twice in a row to
determine whether a toggle bit is toggling. Typically,
the system would note and store the value of the tog-
gle bit after the first read. After the second read, the
system would compare the new value of the toggle bit
with the first. If the toggle bit is not toggling, the device
has completed the program or erase operation. The
system can read array data on DQ7鈥揇Q0 on the fol-
lowing read cycle.
However, if after the initial two read cycles, the system
determines that the toggle bit is still toggling, the
system also should note whether the value of DQ5 is
high (see the section on DQ5). If it is, the system
should then determine again whether the toggle bit is
toggling, since the toggle bit may have stopped tog-
gling just as DQ5 went high. If the toggle bit is no longer
toggling, the device has successfully completed the
program or erase operation. If it is still toggling, the
device did not complete the operation successfully, and
Am29LV160D

AM29LV160DB-120FC PDF文件相關(guān)型號

AM29LV160DB-120WCC

AM29LV160DB-120FC相關(guān)型號PDF文件下載

  • 型號
    版本
    描述
    廠商
    下載
  • 英文版
    Analog IC
    ETC
  • 英文版
    Analog IC
    ETC
  • 英文版
    Analog IC
    ETC
  • 英文版
    A High-Performance 8-Bit Slice Microprogram Sequencer
    AMD
  • 英文版
    A High-Performance 8-Bit Slice Microprogram Sequencer
    AMD [Advan...
  • 英文版
    Eight-Bit AM29116 I/O Support
    AMD
  • 英文版
    Eight-Bit AM29116 I/O Support
    AMD [Advan...
  • 英文版
    MICROPROGRAM SEQUENCER BLOCK DIAGRAM
    AMD
  • 英文版
    MICROPROGRAM SEQUENCER BLOCK DIAGRAM
    AMD [Advan...
  • 英文版
    Eight Input multiplexer with Control Register
    AMD
  • 英文版
    Eight Input multiplexer with Control Register
    AMD [Advan...
  • 英文版
    A High-Performance 8-Bit Slice Microprogram Sequencer
    AMD
  • 英文版
    A High-Performance 8-Bit Slice Microprogram Sequencer
    AMD [Advan...
  • 英文版
    DMA ADDRESS GENERATOR
    ETC
  • 英文版
    A High-Performance 8-Bit Slice Microprogram Sequencer
    AMD
  • 英文版
    DMA ADDRESS GENERATOR
    ETC [ETC]
  • 英文版
    A High-Performance 8-Bit Slice Microprogram Sequencer
    AMD
  • 英文版
    A High-Performance 8-Bit Slice Microprogram Sequencer
    AMD [Advan...
  • 英文版
    Octal Three-State Bidirectional Bus Transceiver
    ETC
  • 英文版
    Octal Three-State Bidirectional Bus Transceiver
    ETC [ETC]

掃碼下載APP，
一鍵連接廣大的電子世界。

在線人工客服

買家服務(wù)：
賣家服務(wù)：
技術(shù)客服：

0571-85317607

網(wǎng)站技術(shù)支持

13606545031

客服在線時間周一至周五
9:00-17:30

關(guān)注官方微信號，
第一時間獲取資訊。

建議反饋

聯(lián)系人：

聯(lián)系方式：

按住滑塊，拖拽到最右邊
>>
感謝您向阿庫提出的寶貴意見，您的參與是維庫提升服務(wù)的動力！意見一經(jīng)采納，將有感恩紅包奉上哦！