exceeded the timing limits, DQ5 produces a 鈥?.鈥?/div>
Under both these conditions, the system must issue the
reset command to return the device to reading array
data.
sectors are selected for erasure, the entire time-out also
applies after each additional sector erase command.
When the time-out is complete, DQ3 switches from 鈥?鈥?to
鈥?.鈥?The system may ignore DQ3 if the system can
guarantee that the time between additional sector
erase commands will always be less than 50
碌s.
See
also the 鈥淪ector Erase Command Sequence鈥?section.
After the sector erase command sequence is written,
the system should read the status on DQ7 (Data# Poll-
ing) or DQ6 (Toggle Bit I) to ensure the device has ac-
cepted the command sequence, and then read DQ3. If
DQ3 is 鈥?鈥? the internally controlled erase cycle has be-
gun; all further commands (other than Erase Suspend)
are ignored until the erase operation is complete. If
DQ3 is 鈥?鈥? the device will accept additional sector
erase commands. To ensure the command has been
accepted, the system software should check the status
of DQ3 prior to and following each subsequent sector
erase command. If DQ3 is high on the second status
check, the last command might not have been ac-
cepted. Table 10 shows the outputs for DQ3.
DQ3: Sector Erase Timer
After writing a sector erase command sequence, the
system may read DQ3 to determine whether or not an
erase operation has begun. (The sector erase timer
does not apply to the chip erase command.) If additional
Table 10.
Operation
Standard
Mode
Erase
Suspend
Mode
Embedded Program Algorithm
Embedded Erase Algorithm
Reading within Erase
Suspended Sector
Reading within Non-Erase
Suspended Sector
Erase-Suspend-Program
Write Operation Status
DQ6
Toggle
Toggle
No toggle
Data
Toggle
DQ5
(Note 1)
0
0
0
Data
0
DQ3
N/A
1
N/A
Data
N/A
DQ2
(Note 2)
No toggle
Toggle
Toggle
Data
N/A
RY/BY#
0
0
1
1
0
DQ7
(Note 2)
DQ7#
0
1
Data
DQ7#
Notes:
1. DQ5 switches to 鈥?鈥?when an Embedded Program or Embedded Erase operation has exceeded the maximum timing limits.
See 鈥淒Q5: Exceeded Timing Limits鈥?for more information.
2. DQ7 and DQ2 require a valid address when reading status information. Refer to the appropriate subsection for further details.
28
Am29LV160D