CS8406
7.
CONTROL PORT REGISTER SUMMARY
Function
7
6
5
4
3
2
1
0
Addr
(HEX)
00
01
02
03
04
05
06
07
08
09
0A
0B
0C
0D
0E
0F-11
12
13
1D-1F
20-37
7F
Reserved
0
0
0
0
0
0
Control 1
0
VSET
0
MUTEAES
0
INT1
Control 2
0
0
0
0
0
MMT
Data Flow Control
0
TXOFF AESBP
0
0
0
Clock Source Control
0
RUN
CLK1
CLK0
0
0
Serial Input Format
SIMS
SISF SIRES1
SIRES0 SIJUST SIDEL
Reserved
0
0
0
0
0
0
Interrupt 1 Status
TSLIP
0
0
0
0
0
Interrupt 2 Status
0
0
0
0
0
EFTU
Interrupt 1 Mask
TSLIPM
0
0
0
0
0
Interrupt 1 Mode (MSB) TSLIP1
0
0
0
0
0
Interrupt 1 Mode (LSB) TSLIP0
0
0
0
0
0
Interrupt 2 Mask
0
0
0
0
0
EFTUM
Interrupt 2 Mode (MSB)
0
0
0
0
0
EFTU1
Interrupt 2 Mode (LSB)
0
0
0
0
0
EFTU0
Reserved
0
0
0
0
0
0
CS Data Buffer Control
0
0
BSEL
0
0
EFTCI
U Data Buffer Control
0
0
0
UD
UBM1 UBM0
Reserved
0
0
0
0
0
0
C or U Data Buffer
ID and Version
ID3
ID2
ID1
ID0
VER3
VER2
Table 1. Control Register Map Summary
0
0
INT0
TCBLD
MMCST MMTLR
0
0
0
0
SISPOL SILRPOL
0
0
EFTC
0
0
0
EFTCM
0
EFTC1
0
EFTC0
0
0
0
0
0
0
0
0
0
CAM
0
0
EFTUI
0
0
VER1
VER0
Notes:
Reserved registers must not be written to during normal operation. Some reserved registers are used
for test modes, which can completely alter the normal operation of the CS8406.
22
DS580F1