最新免费av在线观看,亚洲综合一区成人在线,中文字幕精品无码一区二区三区,中文人妻av高清一区二区,中文字幕乱偷无码av先锋

CS8421-DZZ Datasheet

  • CS8421-DZZ

  • Cirrus Logic [32-bit, 192 kHz Asynchronous Sample Rate Conv...

  • CIRRUS

掃碼查看芯片數(shù)據(jù)手冊(cè)

上傳產(chǎn)品規(guī)格書(shū)

PDF預(yù)覽

CS8421
7.1
XTO
XTI
VD
GND
RST
TSSOP PIN DESCRIPTIONS
PIN
1
2
3
4
5
Crystal Out
(Output) - Crystal output for Master clock. See 鈥淢aster Clock鈥?on page 17.
Crystal/Oscillator In
(Input) - Crystal or digital clock input for Master clock. See 鈥淢aster Clock鈥?on
page 17.
Digital Power
(Input) - Digital core power supply. Typically +2.5 V.
Ground
(Input) - Ground for I/O and core logic.
Reset
(Input) - When RST is low the CS8421 enters a low power mode and all internal states are
reset. On initial power up RST must be held low until the power supply is stable and all input clocks
are stable in frequency and phase.
Sample Rate Converter Bypass
(Input) - When BYPASS is high, the sample rate converter will be
bypassed and any data input through the serial audio input port will be directly output on the serial
audio output port. When Bypass is low the sample rate converter will operate normally.
Serial Audio Input Left/Right Clock
(Input/Output) - Word rate clock for the audio data on the
SDIN pin.
Serial Audio Bit Clock
(Input/Output) - Serial bit clock for audio data on the SDIN pin.
Serial Audio Input Data Port
(Input) - Audio data serial input pin.
Master Clock Output
(Output) - Buffered and level shifted output for Master clock. If MCLK_OUT
is not required, this pin should be pulled high through a 47 k鈩?resistor to turn the output off. See
鈥淢aster Clock鈥?on page 17.
Serial Audio TDM Input
(Input) - Time Division Multiplexing serial audio data input. Grounded
when not used. See 鈥淭ime Division Multiplexing (TDM) Mode鈥?on page 18
Serial Audio Output Data Port
(Output) - Audio data serial output pin. Optionally this pin may be
pulled low through a 47 k鈩?resistor, but should not be pulled high.
Serial Audio Bit Clock
(Input/Output) - Serial bit clock for audio data on the SDOUT pin.
Serial Audio Input Left/Right Clock
(Input/Output) - Word rate clock for the audio data on the
SDOUT pin.
Master/Slave Select
(Input) - Used to select Master or Slave for the input and output serial audio
ports at startup and reset. See Table 1 on page 13 for format settings.
Ground
(Input) - Ground for I/O and core logic.
Logic Power
(Input) - Input/Output power supply. Typically +3.3 V or +5.0 V.
Serial Audio Output Format Select
(Input) - Used to select the serial audio output format at star-
tup and reset. See Table 3 on page 13 for format settings.
Serial Audio Input Format Select
(Input) - Used to select the serial audio input format at startup
and reset. See Table 2 on page 13 for format settings.
SRC Unlock Indicator
(Output) - Indicates when the SRC is unlocked. See 鈥淪RC Locking and
Varispeed鈥?on page 15.
Table 4. TSSOP Pin Descriptions
BYPASS
6
ILRCK
ISCLK
SDIN
MCLK_OUT
7
8
9
10
TDM_IN
SDOUT
OSCLK
OLRCK
MS_SEL
GND
VL
SAOF
SAIF
SRC_UNLOCK
11
12
13
14
15
16
17
18
19
20
DS641PP1
21

CS8421-DZZ 產(chǎn)品屬性

  • Cirrus Logic

  • 音頻 DSP

  • SMD/SMT

  • TSSOP-20

  • 74

CS8421-DZZ相關(guān)型號(hào)PDF文件下載

您可能感興趣的PDF文件資料

熱門(mén)IC型號(hào)推薦

掃碼下載APP，
一鍵連接廣大的電子世界。

在線人工客服

買(mǎi)家服務(wù)：
賣(mài)家服務(wù)：
技術(shù)客服：

0571-85317607

網(wǎng)站技術(shù)支持

13606545031

客服在線時(shí)間周一至周五
9:00-17:30

關(guān)注官方微信號(hào)，
第一時(shí)間獲取資訊。

建議反饋
返回頂部

建議反饋

聯(lián)系人：

聯(lián)系方式：

按住滑塊，拖拽到最右邊
>>
感謝您向阿庫(kù)提出的寶貴意見(jiàn)，您的參與是維庫(kù)提升服務(wù)的動(dòng)力！意見(jiàn)一經(jīng)采納，將有感恩紅包奉上哦！