最新免费av在线观看,亚洲综合一区成人在线,中文字幕精品无码一区二区三区,中文人妻av高清一区二区,中文字幕乱偷无码av先锋

CY7C4231-15AC Datasheet

  • CY7C4231-15AC

  • 64/256/512/1K/2K/4K/8K x 9 Synchronous FIFOs

  • 0頁

  • CYPRESS

掃碼查看芯片數據手冊

上傳產品規(guī)格書

PDF預覽

CY7C4421/4201/4211/4221
CY7C4231/4241/4251
64/256/512/1K/2K/4K/8K x 9 Synchronous FIFOs
Features
鈥?High-speed, low-power, First-In, First-Out (FIFO)
memories
鈥?/div>
64 脳 9 (CY7C4421)
鈥?/div>
256 脳 9 (CY7C4201)
鈥?/div>
512 脳 9 (CY7C4211)
鈥?/div>
1K 脳 9 (CY7C4221)
鈥?/div>
2K 脳 9 (CY7C4231)
鈥?/div>
4K 脳 9 (CY7C4241)
鈥?/div>
8K 脳 9 (CY7C4251)
鈥?High-speed 100-MHz operation (10 ns Read/Write cycle
time)
鈥?Low power (I
CC
= 35 mA)
鈥?Fully asynchronous and simultaneous Read and Write
operation
鈥?Empty, Full, and Programmable Almost Empty and
Almost Full status flags
鈥?TTL-compatible
鈥?Expandable in width
鈥?Output Enable (OE) pin
鈥?Independent Read and Write enable pins
鈥?Center power and ground pins for reduced noise
鈥?Width-expansion capability
鈥?Space saving 7 mm 脳 7 mm 32-pin TQFP
鈥?32-pin PLCC
鈥?Pin-compatible and functionally equivalent to
IDT72421, 72201, 72211, 72221, 72231, and 72241
Functional Description
The CY7C42X1 are high-speed, low-power FIFO memories
with clocked Read and Write interfaces. All are 9 bits wide. The
CY7C42X1 are pin-compatible to IDT722X1. Programmable
features include Almost Full/Almost Empty flags. These FIFOs
provide solutions for a wide variety of data buffering needs,
including high-speed data acquisition, multiprocessor inter-
faces, and communications buffering.
These FIFOs have 9-bit input and output ports that are
controlled by separate clock and enable signals. The input port
is controlled by a free-running clock (WCLK) and two
Write-enable pins (WEN1, WEN2/LD).
When WEN1 is LOW and WEN2/LD is HIGH, data is written
into the FIFO on the rising edge of the WCLK signal. While
WEN1, WEN2/LD is held active, data is continually written into
the FIFO on each WCLK cycle. The output port is controlled in
a similar manner by a free-running Read clock (RCLK) and two
Read-enable pins (REN1, REN2). In addition, the CY7C42X1
has an output enable pin (OE). The Read (RCLK) and Write
(WCLK) clocks may be tied together for single-clock operation
or the two clocks may be run independently for asynchronous
Read/Write applications. Clock frequencies up to 100 MHz are
achievable.
Depth expansion is possible using one enable input for system
control, while the other enable is controlled by expansion logic
to direct the flow of data.
Logic Block Diagram
D0- 8
Pin Configuration
D
2
D
3
D
4
D
5
D
6
D
7
D
8
INPUT
REGISTER
D
1
D
0
PAF
PAE
GND
REN1
RCLK
REN2
OE
EF
PAE
PAF
FF
PLCC
Top View
WCLK WEN1 WEN2/LD
FLAG
PROGRAM
REGISTER
Write
CONTROL
FLAG
LOGIC
Dual Port
RAM Array
64 x 9
Write
POINTER
8k x 9
Read
POINTER
4 3 2 1 32 3130
29
5
28
6
27
7
26
8
9
25
10
24
11
23
12
22
21
13
14151617181920
D
2
D
3
EF
D
4
FF
Q
D
5 0
Q
1
D
6
Q
2
D
7
Q
3
D
8
Q
4
RS
RS
WEN1
WCLK
WEN2/LD
V
CC
Q
8
Q
7
Q
6
Q
5
TQFP
Top View
24
23
22
21
20
19
18
17
WEN1
WCLK
WEN2/LD
V
CC
Q
8
Q
7
Q
6
Q
5
32 31 30 29 28 27 26 25
D
1
D
0
PAF
PAE
GND
REN1
RCLK
REN2
1
2
3
4
5
6
7
8
9 10 11 12 13 14 15 16
OE
EF
FF
Q
0
Q
1
Q
2
Q
3
Q
4
RS
RESET
LOGIC
THREE-ST
ATE
OUTPUTREGISTER
OE
Q0- 8
Read
CONTROL
RCLK REN1 REN2
Cypress Semiconductor Corporation
Document #: 38-06016 Rev. *A
鈥?/div>
3901 North First Street
鈥?/div>
San Jose
鈥?/div>
CA 95134 鈥?408-943-2600
Revised March 6, 2202

CY7C4231-15AC PDF文件相關型號

CY7C4231-15AXC,CY7C4231-15JC,CY7C4231V-15JXC

CY7C4231-15AC相關型號PDF文件下載

  • 型號
    版本
    描述
    廠商
    下載
  • 英文版
    16K x 8/9 Dual-Port Static RAM with Sem, Int, Busy
    Cypress
  • 英文版
    32K x 8/9 Dual-Port Static RAM
    Cypress
  • 英文版
    64K/128K x 8/9 Dual-Port Static RAM
    CYPRESS
  • 英文版
    64K/128K x 8/9 Dual-Port Static RAM
    CYPRESS [C...
  • 英文版
    64K/128K x 8/9 Dual-Port Static RAM
    CYPRESS
  • 英文版
    64K/128K x 8/9 Dual-Port Static RAM
    CYPRESS [C...
  • 英文版
    16K x 8/9 Dual-Port Static RAM with Sem, Int, Busy
    Cypress
  • 英文版
    32K x 8/9 Dual-Port Static RAM
    Cypress
  • 英文版
    64K/128K x 8/9 Dual-Port Static RAM
    CYPRESS
  • 英文版
    64K/128K x 8/9 Dual-Port Static RAM
    CYPRESS [C...
  • 英文版
    64K/128K x 8/9 Dual-Port Static RAM
    CYPRESS
  • 英文版
    64K/128K x 8/9 Dual-Port Static RAM
    CYPRESS [C...
  • 英文版
    4K x 16/18 and 8K x 16/18 Dual-Port Static RAM with SEM, INT...
    CYPRESS
  • 英文版
    4K x 16/18 and 8K x 16/18 Dual-Port Static RAM with SEM, INT...
    CYPRESS [C...
  • 英文版
    4K x 16/18 and 8K x 16/18 Dual-Port Static RAM with Sem, Int...
    Cypress
  • 英文版
    16K x 16/18 Dual-Port Static RAM
    Cypress
  • 英文版
    32K/64K x 16/18 Dual-Port Static RAM
    CYPRESS
  • 英文版
    32K/64K x 16/18 Dual-Port Static RAM
    CYPRESS [C...
  • 英文版
    32K/64K x 16/18 Dual-Port Static RAM
    CYPRESS
  • 英文版
    32K/64K x 16/18 Dual-Port Static RAM
    CYPRESS [C...

掃碼下載APP，
一鍵連接廣大的電子世界。

在線人工客服

買家服務：
賣家服務：
技術客服：

0571-85317607

網站技術支持

13606545031

客服在線時間周一至周五
9:00-17:30

關注官方微信號，
第一時間獲取資訊。

建議反饋

聯(lián)系人：

聯(lián)系方式：

按住滑塊，拖拽到最右邊
>>
感謝您向阿庫提出的寶貴意見，您的參與是維庫提升服務的動力！意見一經采納，將有感恩紅包奉上哦！