最新免费av在线观看,亚洲综合一区成人在线,中文字幕精品无码一区二区三区,中文人妻av高清一区二区,中文字幕乱偷无码av先锋

SI5326 Datasheet

  • SI5326

  • Silicon Laboratories [ANY-RATE PRECISION CLOCK MULTIPLIER/J...

  • SILABS

掃碼查看芯片數(shù)據(jù)手冊

上傳產品規(guī)格書

PDF預覽

P
R E L I M I N A R Y
D
A TA
S
H E E T
Si5326
A
NY
-R
ATE
P
RECISION
C
LOCK
M
ULTIPLIER
/J
ITTER
A
TTENUATOR
Description
The Si5326 is a jitter-attenuating precision clock multiplier for
applications requiring sub 1 ps jitter performance. The Si5326
accepts dual clock inputs ranging from 2 kHz to 710 MHz and
generates two clock outputs ranging from 2 kHz to 945 MHz
and select frequencies to 1.4 GHz. The two outputs are
divided down separately from a common source. The device
provides virtually any frequency translation combination
across this operating range. The Si5326 input clock
frequency and clock multiplication ratio are programmable
through an I
2
C or SPI interface. The Si5326 is based on
Silicon Laboratories' 3rd-generation DSPLL
廬
technology,
which provides any-rate frequency synthesis and jitter
attenuation in a highly integrated PLL solution that eliminates
the need for external VCXO and loop filter components. The
DSPLL loop bandwidth is digitally programmable, providing
jitter performance optimization at the application level.
Operating from a single 1.8, 2.5, or 3.3 V supply, the Si5326
is ideal for providing clock multiplication and jitter attenuation
in high performance timing applications.
Features
Generates any frequency from 2 kHz to 945 MHz
and select frequencies to 1.4 GHz from an input
frequency of 2 kHz to 710 MHz
Ultra-low jitter clock outputs w/jitter generation as
low as 0.3 ps rms (50 kHz鈥?0 MHz)
Integrated loop filter with selectable loop bandwidth
(60 Hz to 8.4 kHz)
Meets OC-192 GR-253-CORE jitter specifications
Dual clock inputs w/manual or automatically
controlled hitless switching
Dual clock outputs with selectable signal format
(LVPECL, LVDS, CML, CMOS)
Support for ITU G.709 and custom FEC ratios
(255/238, 255/237, 255/236)
LOL, LOS, FOS alarm outputs
Digitally-controlled output phase adjust
I
2
C or SPI programmable
On-chip voltage regulator for 1.8, 2.5, or 3.3 V
鹵10% operation
Small size: 6 x 6 mm 36-lead QFN
Pb-free, ROHS compliant
Applications
SONET/SDH OC-48/OC-192 line cards
GbE/10GbE, 1/2/4/8/10GFC line cards
ITU G.709 and custom FEC line cards
Optical modules
Wireless basestations
Data converter clocking
xDSL
SONET/SDH + PDH clock synthesis
Test and measurement
Xtal or Refclock
CKIN1
梅 N31
梅 NC1
CKOUT1
廬
CKIN2
梅 N32
DSPLL
梅 NC2
梅 N2
Loss of Signal/
Frequency Offset
Loss of Lock
CKOUT2
Signal Detect
Control
VDD (1.8, 2.5, or 3.3 V)
GND
I
2
C/SPI Port
Device Interrupt
Rate Select
Clock Select
Latency Control
Confidential Rev. 0.2 2/07
Copyright 漏 2007 by Silicon Laboratories
Si5326
This information applies to a product under development. Its characteristics and specifications are subject to change without notice.

SI5326相關型號PDF文件下載

您可能感興趣的PDF文件資料

熱門IC型號推薦

掃碼下載APP，
一鍵連接廣大的電子世界。

在線人工客服

買家服務：
賣家服務：
技術客服：

0571-85317607

網(wǎng)站技術支持

13606545031

客服在線時間周一至周五
9:00-17:30

關注官方微信號，
第一時間獲取資訊。

建議反饋
返回頂部

建議反饋

聯(lián)系人：

聯(lián)系方式：

按住滑塊，拖拽到最右邊
>>
感謝您向阿庫提出的寶貴意見，您的參與是維庫提升服務的動力！意見一經(jīng)采納，將有感恩紅包奉上哦！